matthew-william-lock / image-masking-accelerator Goto Github PK
View Code? Open in Web Editor NEWThis accelerator uses a Nexys A7 100T FPGA to overlay an one image over another using an image mask and performing masking operations, with the results being displayed over VGA. The purpose of this project was to utilize the parallel nature of FPGAs to create a hardware accelerator for image masking applications.