Code Monkey home page Code Monkey logo

zynqmp-fpga-linux's Introduction

ZynqMP-FPGA-Linux

Overview

Introduction

This Repository provides a Linux Boot Image(U-boot, Kernel, Root-fs) for Zynq MPSoC.

Notice

This repository is currently no longer being updated. The reason is that this repository contains many binary files and has become difficult to maintain. We have decided to provide a separate repository for each distribution from now on. Please refer to the following repositories

Features

  • Hardware
    • UltraZed-EG-IOCC : Xilinx Zynq UltraScale+ MPSoC Starter Kit by Avnet.
    • Ultra96 : Xilinx Zynq UltraScale+ MPSoC development board based on the Linaro 96Boards specification.
    • Ultra96-V2 : updates and refreshes the Ultra96 product that was released in 2018.
    • KV260 : Kria KV260 Vision AI Startar Kit.
  • Boot Loader
    • FSBL(First Stage Boot Loader for ZynqMP)
    • PMU Firmware(Platform Management Unit Firmware)
    • BL31(ARM Trusted Firmware Boot Loader stage 3-1)
    • U-Boot xilinx-v2019.2 (customized)
  • Linux Kernel
    • linux-xlnx
    • Enable Device Tree Overlay with Configuration File System
    • Enable FPGA Manager
    • Enable FPGA Bridge
    • Enable FPGA Reagion
    • Enable ATWILC3000 Linux Driver for Ultra96-V2
  • Debian Root File System
    • Installed build-essential
    • Installed device-tree-compiler
    • Installed ruby ruby-msgpack ruby-serialport
    • Installed python python3 msgpack-rpc-python
    • Installed u-boot-tools

Release History

Note: Downloading the entire repository takes time, so download the source code from https://github.com/ikwzm/ZynqMP-FPGA-Linux/releases.

Release Released Debian Version Linux Kernel Version Release Tag
v2021.1.2 2022-7-27 Debian 11.1 5.10.0-xlnx-v2021.1-zynqmp-fpga v2021.1.2
v2021.1.1 2022-11-25 Debian 11.1 5.10.0-xlnx-v2021.1-zynqmp-fpga v2021.1.1
v2020.2.1 2021-3-30 Debian 10.9 5.4.0-xlnx-v2020.2-zynqmp-fpga v2020.2.1
v2020.1.1 2020-6-22 Debian 10.2 5.4.0-xlnx-v2020.1-zynqmp-fpga v2020.1.1
v2019.2.1 2020-1-4 Debian 10.2 4.19.0-xlnx-v2019.2-zynqmp-fpga v2019.2.1
v2019.1.2 2019-8-18 Debian 10.0 4.19.0-xlnx-v2019.1-zynqmp-fpga v2019.1.2
v2018.2.1 2018-11-4 Debian 9.5 4.14.0-xlnx-v2018.2-zynqmp-fpga v2018.2.1
v2017.3.0 2018-7-28 Debian 9 4.9.0-xlnx-v2017.3-zynqmp-fpga v2017.3.0

Examples

zynqmp-fpga-linux's People

Contributors

ikwzm avatar

Stargazers

 avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar

Watchers

 avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar  avatar

zynqmp-fpga-linux's Issues

Ultra96-V2 is reset when loading of PL by fpga-region and clock change of PL are made simultaneously immediately after boot

Overload the following device tree immediately after boot:

dts-v1/; /plugin/;
/ {
        fragment@0 {
                target-path = "/fpga-full";
                __overlay__ {
                        firmware-name = "qconv_strip_axi.bin";
                };
        };
        fragment@1 {
                target-path = "/amba_pl@0";
                #address-cells = <2>;
                #size-cells = <2>;

                __overlay__ {
                        #address-cells = <2>;
                        #size-cells = <2>;

                        afi0 {
                                compatible    = "xlnx,afi-fpga";
                                config-afi    = <0 0>, <1 0>, <14 0x200>;
                        };
                        clocking0: clocking0 {
                                #clock-cells = <0>;
                                assigned-clock-rates = <250000000>;
                                assigned-clocks = <&zynqmp_clk 71>;
                                clock-output-names = "fabric_clk";
                                clocks = <&zynqmp_clk 71>;
                                compatible = "xlnx,fclk";
                        };
                };
        } ;
} ;

If overlaying this device tree immediately after boot, Ultra96-V2 will be reset as follows.

root@debian-fpga:/home/fpga/# mkdir /config/device-tree/overlays/test1
root@debian-fpga:/home/fpga/# dtc -I dts -O dtb -o test1.dtb test1.dts
test1.dtb: Warning (avoid_unnecessary_addr_size): /fragment@1: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property
test1.dtb: Warning (avoid_unnecessary_addr_size): /fragment@1/__overlay__: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property
root@debian-fpga/home/fpga/# cp test1.dtb /config/device-tree/overlays/test1/dtbo
[  283.411110] fpga_manager fpga0: writing qconv_strip_axi.bin to Xilinx ZynqMP FPGA Manager
NOTICE:  ATF running on XCZU3EG/silicon v4/RTL5.1 at 0xfffea000
NOTICE:  BL31: Secure code at 0x0
NOTICE:  BL31: Non secure code at 0x8000000
NOTICE:  BL31: v2.0(release):xilinx-v2019.1-ultra96-1
NOTICE:  BL31: Built : 14:43:47, Jul 22 2019
PMUFW:  v1.1


U-Boot 2019.01 (Jul 21 2019 - 00:29:10 +0900)

Model: Avnet Ultra96 Rev1
Board: Xilinx ZynqMP
DRAM:  2 GiB
EL Level:       EL2
Chip ID:        zu3eg
MMC:   mmc@ff160000: 0, mmc@ff170000: 1
In:    serial@ff010000
Out:   serial@ff010000
Err:   serial@ff010000
Bootmode: SD_MODE
Reset reason:   EXTERNAL
Net:   No ethernet found.
626 bytes read in 8 ms (76.2 KiB/s)
Loaded environment from uEnv.txt
Importing environment from SD ...

This phenomenon is confirmed only with Ultra96-V2. It does not happen with Ultra96.

How to build for the UltraZed-EV board

Hello Ichiro ,

Do you have instruction for the Avnet UltraZed-EV board?
Do you think your target/UltraZed-EG-IOCC/boot is working for the EV board?

Thanks,
Kiman

qemu: Unsupported syscall: 276

I'm using your script to build rootfs, but I got the error :

"qemu: Unsupported syscall: 276"

, when I run

dpkg -i linux-image-4.19.0-xlnx-v2019.2-zynqmp-fpga_4.19.0-xlnx-v2019.2-zynqmp-fpga-2_arm64.deb

below is the full log:

dpkg -i linux-image-4.19.0-xlnx-v2019.2-zynqmp-fpga_4.19.0-xlnx-v2019.2-zynqmp-fpga-2_arm64.deb
Selecting previously unselected package linux-image-4.19.0-xlnx-v2019.2-zynqmp-fpga.
(Reading database ... 26393 files and directories currently installed.)
Preparing to unpack linux-image-4.19.0-xlnx-v2019.2-zynqmp-fpga_4.19.0-xlnx-v2019.2-zynqmp-fpga-2_arm64.deb ...
Unpacking linux-image-4.19.0-xlnx-v2019.2-zynqmp-fpga (4.19.0-xlnx-v2019.2-zynqmp-fpga-2) ...
Setting up linux-image-4.19.0-xlnx-v2019.2-zynqmp-fpga (4.19.0-xlnx-v2019.2-zynqmp-fpga-2) ...
qemu: Unsupported syscall: 276

I get error not only for my own file, but also for file that I get from your repository with git lfs.
my host environment is Ubuntu 18.04 LTS 64 bits.
Could you please give me any advice, thanks a lot.

issue with wlan and ultra96v2

Hi :)
i used your files and indication to build new boot files for my ultra96v2 board but i have a problem concerning the WiFi.
The driver is well initialised but it seems that the p2p0 doesn't manage to get linked:

[   84.404171] WILC POWER UP
[   84.406841] wilc_sdio mmc1:0001:1: SDIO speed: 50000000
[   84.412449] wilc_sdio mmc1:0001:1: chipid 003000d0
[   92.909087] NOHZ: local_softirq_pending 08
[   94.647865] NOHZ: local_softirq_pending 08
[   96.388454] NOHZ: local_softirq_pending 08
[   98.129739] NOHZ: local_softirq_pending 08
[  111.033941] NOHZ: local_softirq_pending 08
[  111.982961] IPv6: ADDRCONF(NETDEV_UP): p2p0: link is not ready
[  112.874685] IPv6: ADDRCONF(NETDEV_UP): p2p0: link is not ready
[  113.085536] IPv6: ADDRCONF(NETDEV_UP): p2p0: link is not ready
[  113.382381] IPv6: ADDRCONF(NETDEV_UP): p2p0: link is not ready
[  113.680385] IPv6: ADDRCONF(NETDEV_UP): p2p0: link is not ready
[  113.984808] IPv6: ADDRCONF(NETDEV_UP): p2p0: link is not ready

and it goes on like this for a bit, at one point it stops and i tried to do a ifconfig but it stayed stock.
I am trying to connect to the WiFi generated by a raspberry pi…
i wonder if the problem doesn't come from the fact that i can't generate an IP (tried to connect a pc to the WiFi as well and there figured taht no ip was generated)… and each time i tried the command sudo dhclient wlan0, Linux was freezing
As anyone encounter a similar issue?
BR
Sarah

Recommend Projects

  • React photo React

    A declarative, efficient, and flexible JavaScript library for building user interfaces.

  • Vue.js photo Vue.js

    🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.

  • Typescript photo Typescript

    TypeScript is a superset of JavaScript that compiles to clean JavaScript output.

  • TensorFlow photo TensorFlow

    An Open Source Machine Learning Framework for Everyone

  • Django photo Django

    The Web framework for perfectionists with deadlines.

  • D3 photo D3

    Bring data to life with SVG, Canvas and HTML. 📊📈🎉

Recommend Topics

  • javascript

    JavaScript (JS) is a lightweight interpreted programming language with first-class functions.

  • web

    Some thing interesting about web. New door for the world.

  • server

    A server is a program made to process requests and deliver data to clients.

  • Machine learning

    Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.

  • Game

    Some thing interesting about game, make everyone happy.

Recommend Org

  • Facebook photo Facebook

    We are working to build community through open source technology. NB: members must have two-factor auth.

  • Microsoft photo Microsoft

    Open source projects and samples from Microsoft.

  • Google photo Google

    Google ❤️ Open Source for everyone.

  • D3 photo D3

    Data-Driven Documents codes.