pwang7 / avsdpll_3v3 Goto Github PK
View Code? Open in Web Editor NEWThis project forked from parasgidd/avsdpll_3v3
This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—40MHZ to 100MHZ at 1.8v)IP worked on in the VSD Online Internship.
License: Apache License 2.0