Comments (5)
pamaury
commented on July 22, 2024
1
Tag @johngt for visibility
from opentitan.
matutem
commented on July 22, 2024
Also, the test pwrmgr_all_reset_reqs_test_fpga_cw310_sival_rom_ext is passing for me.
from opentitan.
nasahlpa
commented on July 22, 2024
Can confirm that edn_kat_fpga_cw310_sival_rom_ext fails for me. Is there a plan of fixing this test or any idea what is going wrong such that I can fix it?
from opentitan.
jwnrt
commented on July 22, 2024
We found that sram_ctrl_sleep_sram_ret_contents_scramble_test passes in the test_rom and rom_with_fake_keys environments on the FPGA, but not in the sival or sival_rom_ext environments. The no_scramble variant of the test always passes.
@matute do you know of any OTP configuration that might cause the scramble version to fail on in the sival configurations?
from opentitan.
engdoreis
commented on July 22, 2024
@matutem I'm looking into pwrmgr_all_reset_reqs_test_fpga_cw310_sival_rom_ext and it is actually flaky. Sometimes an unexpected reset (0x40 = kDifRstmgrResetInfoEscalation) occurs and mess up with the test.
This PR should fix it.
from opentitan.
Related Issues (20)
- [dv] Clocking block usage and guidelines
- [flash_ctr] Decouple read buffer arbitration logic in `flash_phy_rd.sv` from Flash primitive
- [usbdev] OUT side STALL response can leave device unable to capture next SETUP/OUT packet HOT 5
- [dvsim] Question about running gate-level simulation on VCS HOT 1
- [test-triage] HMAC rand seq with test vector tests
- [test-triage] i2c_target_tx_stretch_ctrl failure after b2f07af
- [test-triage] i2c_csr_bit_bash assertion failure `TxWriteStableBeforeHandshake_A` HOT 1
- [dvsim] Issue with Gate Level Simulation using SDF File
- [csrng/dv] Verify RESEED_COUNTER_X and INT_STATE_VAL CSRs HOT 2
- [csrng/dv] Verify INT_STATE_READ_ENABLE CSR HOT 1
- [entropy_src] change of HEALTH_TEST_WINDOWS.FIPS_WINDOW and watermarks HOT 1
- [RFC] Release, Branching and ECO Process HOT 1
- [usbdev] prim_cdc_rand_delay induces sampling errors with usb_fs_rx HOT 2
- [hmac,dv] Reduce reseeding of long HMAC SHA-2/HMAC test vectors tests HOT 1
- [rom] Audit accesses to CSRs with CDCs HOT 5
- [csrng] Return error status response for GEN commands with glen = 0
- [rom,e2e] enforce banner check in FPGA test
- [dvsim] Question: Where to find a handbook including all the keywords available in hjson and core file HOT 1
- [test-triage] Flaky i2c_tl_intg_err
- [rom_ext] BootLog incorrect for currently executing ROM_EXT slot
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from opentitan.