GNSS Signal Generator writen by Verilog. This Signal Simulator generate signal as IF signal for SDR-backend (e.g. BladeRF).
-
Written in SystemVerilog, and fully synthesisable
-
Repetitive interrupt mode, Programmed to provide 3 different interval interrupt requests