Verilog Design and Testbench files for Flip Flop, Counters, Shift registers, Single and Dual port RAM, FIFO and other sequential logic circuits.
alprime2k1 / sequential-logic-circuits Goto Github PK
View Code? Open in Web Editor NEWVerilog design and testbench files for Flip Flop, Counters, RAM, FIFO, Shift Registers and other sequential logic circuits
License: BSD 3-Clause "New" or "Revised" License