This is a Python script designed to read HDL files and lock the design using a variety of user-selectable locking methods. It outputs a new Verilog file which can be flashed to an FPGA.
Designed by the UNCC FLOW Senior Design project team.
Run the script with Python3:
python3 automation.py -step <step> -method <method> <project path>