qianxu1998 / cache-design Goto Github PK
View Code? Open in Web Editor NEWThis project forked from rashmi-kulkarni10/cache-design
Cache Memory design- The Design involves 4 way set associative data cache, 2 way set associative instruction cache with LRU replacement policy. The Design uses MESI protocol to maintain cache coherence.