michalsc / emu68 Goto Github PK
View Code? Open in Web Editor NEWM68K emulation for AArch64/AArch32
License: Mozilla Public License 2.0
emu68's People
Contributors
Stargazers
Watchers
Forkers
mbeijer nonarkitten sodero hlide tinyretrowarehouse arsoft sinsixx crypticalcode0 xet7 bkram giants92 ronaegis hgw77 psypoker captain-amygdala flype44 mfro0 smoothadmin dj-nest andreb42 2play mdpye kasisoft bmthr apolkosnik wallacewinfrey paolopal hansarvid juanpc2018 zertechleba oldcomp-eu emartisoft drakonia667 shift-runstop 32bitmicro mg4400 13pgeiser mras0 fiodor78emu68's Issues
CHK2.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
CHK2.W (basic):
chk2.w/0000.dat (basic). 0...
004b0000 02d0 5800 chk2.w (a0),d5
004b0004 2048 movea.l a0,a0
004b0006 4afc illegal
S 00000000 00.00.00.00.00.00*00.01.00.4f.d1.d0.1a.b2.25.74.00.37.8a.ae
SR: expected 0000 -> 0001 but got 0000 (fff5)
Exception: expected 6 but got 4 (or no exception)
Registers before:
D0: 00000034 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00008016 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C!0
Registers after:
SR:!0000/2000 PC: 004b0006 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C!0
25 (0/2) S=12 E04=1 E06=16
MOVES.B
Crash (to red screen)
CHK.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
CHK.W (basic):
chk.w/0000.dat (basic). 0...
004b0000 4180 chk.w d0,d0
004b0002 4afc illegal
SR: expected 001f -> 0010 but got 001f (fff8)
Registers before:
D0: 00000010 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!001f PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=1 N!1 Z!1 V!1 C!1
Registers after:
SR:!001f/201f PC: 004b0002 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=1 N!1 Z!1 V!1 C!1
OK: No exception generated
2 (1/2) S=0
CLR.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
CLR.W (basic):
clr.w/0000.dat (basic). 0...
004b0000 426c 1b18 clr.w ($1b18,a4)
004b0004 2048 movea.l a0,a0
004b0006 4afc illegal
S 00001b16 64.8f.00.00.96.c8*00.7a.d4.00.68.83.00.00.01.87.4d.00.1c.00
Memory word write: address 00001b16, expected 0000 but got 007a
Registers before:
D0: 00000022 D1: 00000000 D2: 7fff1f7f D3: bfffffc4
D4: 9b7fc080 D5: 00010101 D6: 00020202 D7: 83700b24
A0: 00000000 A1: 0000008c A2: 00008006 A3: 0000ffff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z0 V=0 C=0
Registers after:
SR:0004/2004 PC: 004b0006 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z1 V=0 C=0
343 (0/2) S=138
ASR.B
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
ASR.B (basic):
asr.b/0000.dat (basic). 0...
004b0000 e020 asr.b d0,d0
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
SR: expected 0000 -> 0004 but got 0015
Registers before:
D0:00000022 D1: 00000000 D2: 7fe77f7f D3: 3b7fffc0
D4: 8dffc080 D5: 00010101 D6: 00020202 D7: b3789eda
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!0 N=0 Z0 V=0 C!0
Registers after:
D0:00000000 D1: 00000000 D2: 7fe77f7f D3: 3b7fffc0
SR:!0015/2015 PC: 004b0004 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!1 N=0 Z1 V=0 C!1
33 (0/2) S=16
MV2SR.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
MV2SR.W (basic):
mv2sr.w/0000.dat (basic). 0...
004b0000 46d8 move.w (a0)+,sr
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
S 00000000 00.00.00.00.00.00*00.01.00.4f.d1.d0.1a.b2.25.74.00.37.8a.ae
A0: expected 00000000 but got 00000002
Registers before:
D0: 00000022 D1: 00000000 D2: ffff7f7e D3: 3fb7ffc0
D4: 9fffc980 D5: 00010101 D6: 00020202 D7: 064abcec
A0:!00000000 A1: 00000079 A2: 00008003 A3: 0000ffff
A4: 7fffffda A5: fffc03ff A6: 004aff00 A7: 00460400
SR: 0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C=0
Registers after:
A0:!00000002 A1: 00000079 A2: 00008003 A3: 0000ffff
SR: 0000/2000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C=0
OK: exception 8 00.00.00.4b.00.00.00.20
117 (0/2) S=4 E08=113
MOVES.W
Crash (to red screen)
MULL.L
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
MULL.L (basic):
mull.l/0000.dat (basic). 0...
004b0000 4c00 b3ad mulu.l d0,d3
004b0004 2048 movea.l a0,a0
004b0006 4afc illegal
SR: expected 0000 -> 000a but got 0002
Registers before:
D0: 00000022 D1: 00000000 D2: ffffffff D3:ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!0 Z=0 V0 C=0
Registers after:
D0: 00000022 D1: 00000000 D2: ffffffff D3:ffffde00
SR:!0002/2002 PC: 004b0006 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!0 Z=0 V1 C=0
5 (0/2) S=2
CHK.L
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
CHK.L (basic):
chk.l/0000.dat (basic). 0...
004b0000 4100 chk.l d0,d0
004b0002 4afc illegal
SR: expected 001f -> 0010 but got 001f (fff8)
Registers before:
D0: 00000010 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!001f PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=1 N!1 Z!1 V!1 C!1
Registers after:
SR:!001f/201f PC: 004b0002 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=1 N!1 Z!1 V!1 C!1
OK: No exception generated
2 (1/2) S=0
ASR.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
ASR.W (basic):
asr.w/0000.dat (basic). 0...
004b0000 e060 asr.w d0,d0
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
SR: expected 0000 -> 0004 but got 0015
Registers before:
D0:00000022 D1: 00000000 D2: 7fff7f1f D3: 3fffedc0
D4: 9fff8880 D5: 00010101 D6: 00020202 D7: a8563889
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!0 N=0 Z0 V=0 C!0
Registers after:
D0:00000000 D1: 00000000 D2: 7fff7f1f D3: 3fffedc0
SR:!0015/2015 PC: 004b0004 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!1 N=0 Z1 V=0 C!1
33 (0/2) S=16
DIVL.L
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
DIVL.L (basic):
divl.l/0000.dat (basic). 0...
004b0000 4c40 0000 divu.l d0,d0
004b0004 4afc illegal
SR: expected 001f -> 0010 but got 0013
Registers before:
D0:00000010 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!001f PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=1 N1 Z1 V!1 C!1
Registers after:
D0:00000001 D1: 00000000 D2: ffffffff D3: ffffff00
SR:!0013/2013 PC: 004b0004 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=1 N0 Z0 V!1 C!1
OK: No exception generated
2 (1/2) S=0
LSR.L
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
LSR.L (basic):
lsr.l/0000.dat (basic). 0...
004b0000 e0a8 lsr.l d0,d0
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
SR: expected 0000 -> 0004 but got 0015
Registers before:
D0:00000022 D1: 00000000 D2: 7fff677f D3: 3ffb7fc0
D4: 9fedc080 D5: 00010101 D6: 00020202 D7: ef79aad2
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!0 N=0 Z0 V=0 C!0
Registers after:
D0:00000000 D1: 00000000 D2: 7fff677f D3: 3ffb7fc0
SR:!0015/2015 PC: 004b0004 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!1 N=0 Z1 V=0 C!1
33 (0/2) S=16
DIVS.W
Crash (to green screen)
MOVE.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
MOVE.W (basic):
move.w/0000.dat (basic). 0...
004b0000 30c8 move.w a0,(a0)+
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
S 004afba5 a4.ec.00.f3.79.fcb1.00.00.00.46.00.34.00.00.be.00.b9.00.66
D 00000000 00.00.00.00.00.0000.01.00.4f.d1.d0.1a.b2.25.74.00.37.8a.ae
SR: expected 0000 -> 0004 but got 0000
Registers before:
D0: 00001b34 D1: 00000000 D2: 7fbf5f7f D3: fddf00ff
D4: d40001d4 D5: 800a8a8a D6: 04000404 D7: 9b3a1160
A0:*00000000 A1: 00000076 A2: 00008018 A3: 00007fff
A4: ffffff2e A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z!0 V=0 C=0
Registers after:
A0:*00000002 A1: 00000076 A2: 00008018 A3: 00007fff
SR:!0000/2000 PC: 004b0004 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z!0 V=0 C=0
2837 (0/2) S=1322
MOVE.B
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
MOVE.B (basic):
move.b/0000.dat (basic). 0...
004b0000 1940 050a move.b d0,($50a,a4)
004b0004 2048 movea.l a0,a0
004b0006 4afc illegal
S 0048550b b6.b9.32.00.38.002c.ae.00.c8.00.00.37.e1.46.00.00.00.00.00
D 00000488 db.00.94.00.fa.001d.cc.00.00.73.00.00.f9.7f.00.00.7c.00.00
Memory byte write: address 00000488, expected 28 but got 1d
Registers before:
D0: 00004228 D1: 00000000 D2: 5ffe7f7f D3: ffc03def
D4: 800255d5 D5: 80ab2b2a D6: 00020202 D7: 6318f696
A0: 00000000 A1: 0000007d A2: 00008019 A3: 00007fff
A4: ffffff7e A5: ffff00ff A6: 004aff00 A7: 00460400
SR: 0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C=0
Registers after:
SR: 0000/2000 PC: 004b0006 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C=0
27437 (0/2) S=12844
CMP.B
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
CMP.B (basic):
cmp.b/0000.dat (basic). 0...
004b0000 0c00 0000 cmpi.b #0,d0
004b0004 2048 movea.l a0,a0
004b0006 4afc illegal
SR: modified 0000 -> 0001 but expected 0000
Registers before:
D0: 00000058 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C!0
Registers after:
SR:!0001/2001 PC: 004b0006 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C!1
17 (0/2) S=8
EOR.L
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
EOR.L (basic):
eor.l/0000.dat (basic). 0...
004b0000 0a80 c999 47e5 eori.l #$c99947e5,d0
004b0006 2048 movea.l a0,a0
004b0008 4afc illegal
SR: expected 0000 -> 0008 but got 0000
Registers before:
D0:*00000010 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!0 Z=0 V=0 C=0
Registers after:
D0:*c99947f5 D1: 00000000 D2: ffffffff D3: ffffff00
SR:!0000/2000 PC: 004b0008 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!0 Z=0 V=0 C=0
1 (0/2) S=0
BFCLR
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
BFCLR (basic):
bfclr/0000.dat (basic). 0...
004b0000 ecc0 004c bfclr d0{1:$c}
004b0004 2048 movea.l a0,a0
004b0006 4afc illegal
SR: expected 0000 -> 0004 but got 0000
Registers before:
D0: 00000010 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z!0 V=0 C=0
Registers after:
SR:!0000/2000 PC: 004b0006 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z!0 V=0 C=0
1 (0/2) S=0
LSL.L
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
LSL.L (basic):
lsl.l/0000.dat (basic). 0...
004b0000 e3a8 lsl.l d1,d0
004b0002 4afc illegal
SR: expected 001f -> 0010 but got 0000
Registers before:
D0: 000000c4 D1: 00000000 D2: 7edf7f7f D3: 43dffffc
D4: 817ffc81 D5: 00030303 D6: 00080808 D7: e9f13eee
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!001f PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!1 N1 Z1 V1 C1
Registers after:
SR:!0000/2000 PC: 004b0002 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!0 N0 Z0 V0 C0
OK: No exception generated
98 (1/2) S=48
BFCHG
Crash (to yellow screen)
BKPT
Crash (to purple screen)
CHK2.B
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
CHK2.B (basic):
chk2.b/0000.dat (basic). 0...
004b0000 00d0 7800 chk2.b (a0),d7
004b0004 2048 movea.l a0,a0
004b0006 4afc illegal
S 00000000 00.00.00.00.00.00*00.01.00.4f.d1.d0.1a.b2.25.74.00.37.8a.ae
SR: expected 0000 -> 0001 but got 0000 (fff5)
Exception: expected 6 but got 4 (or no exception)
Registers before:
D0: 00000034 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C!0
Registers after:
SR:!0000/2000 PC: 004b0006 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C!0
9 (0/2) S=4 E04=1 E06=8
CLR.L
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
CLR.L (basic):
clr.l/0000.dat (basic). 0...
004b0000 42ac 1d68 clr.l ($1d68,a4)
004b0004 2048 movea.l a0,a0
004b0006 4afc illegal
S 00001d66 00.00.00.72.2f.00*00.00.00.3c.97.d3.3e.bb.b2.43.e1.24.7e.30
Memory word write: address 00001d68, expected 0000 but got 003c
Registers before:
D0: 00000022 D1: 00000000 D2: 7fff7f79 D3: 3f6fffc0
D4: 9ffee080 D5: 00010101 D6: 00020202 D7: e08fe151
A0: 00000000 A1: 0000008c A2: 00008006 A3: 0000ffff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z0 V=0 C=0
Registers after:
SR:0004/2004 PC: 004b0006 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z1 V=0 C=0
343 (0/2) S=138
LSRW.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
LSRW.W (basic):
lsrw.w/0000.dat (basic). 0...
004b0000 e2d8 lsr.w (a0)+
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
S 00000000 00.00.00.00.00.0000.01.00.4f.d1.d0.1a.b2.25.74.00.37.8a.ae
A0: expected 00000002 but register was not modified
Registers before:
D0: 00000010 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0:!00000000 A1: 00000079 A2: 00008003 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X0 N=0 Z0 V=0 C0
Registers after:
SR:0015/2015 PC: 004b0004 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X1 N=0 Z1 V=0 C*1
39 (0/2) S=8
EOR.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
EOR.W (basic):
eor.w/0000.dat (basic). 0...
004b0000 0a40 ad90 eori.w #$ad90,d0
004b0004 2048 movea.l a0,a0
004b0006 4afc illegal
SR: expected 0000 -> 0008 but got 0000
Registers before:
D0:*00000010 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!0 Z=0 V=0 C=0
Registers after:
D0:*0000ad80 D1: 00000000 D2: ffffffff D3: ffffff00
SR:!0000/2000 PC: 004b0006 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!0 Z=0 V=0 C=0
1 (0/2) S=0
DIVU.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
DIVU.W (basic):
divu.w/0000.dat (basic). 0...
004b0000 80c0 divu.w d0,d0
004b0002 4afc illegal
SR: expected 001f -> 0010 but got 001c
Registers before:
D0:00000010 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!001f PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=1 N!1 Z!1 V1 C1
Registers after:
D0:00000001 D1: 00000000 D2: ffffffff D3: ffffff00
SR:!001c/201c PC: 004b0002 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=1 N!1 Z!1 V0 C0
OK: No exception generated
2 (1/2) S=0
ASR.L
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
ASR.L (basic):
asr.l/0000.dat (basic). 0...
004b0000 e0a0 asr.l d0,d0
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
SR: expected 0000 -> 0004 but got 0015
Registers before:
D0:00000022 D1: 00000000 D2: 7e7f7f7f D3: 77ffffc0
D4: 9fffc081 D5: 00010101 D6: 00020202 D7: 4ba9d2fc
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!0 N=0 Z0 V=0 C!0
Registers after:
D0:00000000 D1: 00000000 D2: 7e7f7f7f D3: 77ffffc0
SR:!0015/2015 PC: 004b0004 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!1 N=0 Z1 V=0 C!1
33 (0/2) S=16
EOR.B
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
EOR.B (basic):
eor.b/0000.dat (basic). 0...
004b0000 0a00 0bc3 eori.b #$c3,d0
004b0004 2048 movea.l a0,a0
004b0006 4afc illegal
SR: expected 0000 -> 0008 but got 0000
Registers before:
D0:*00000010 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!0 Z=0 V=0 C=0
Registers after:
D0:*000000d3 D1: 00000000 D2: ffffffff D3: ffffff00
SR:!0000/2000 PC: 004b0006 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!0 Z=0 V=0 C=0
1 (0/2) S=0
CMP.L
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
CMP.L (basic):
cmp.l/0000.dat (basic). 0...
004b0000 0cba 4cc2 fafd b553 cmpi.l #$4cc2fafd,(lab_4ab559,pc)
004b0008 2048 movea.l a0,a0
004b000a 4afc illegal
D 004ab559 bd.fa.00.1b.00.01*70.2d.00.52.7c.08.92.00.00.00.00.f7.00.00
SR: modified 0000 -> 0009 but expected 0000
Registers before:
D0: 00000382 D1: 00000000 D2: fbff7f7f D3: 02ffdfff
D4: 80554581 D5: 8024a4a4 D6: 10001010 D7: 4d338732
A0: 00000000 A1: 00000080 A2: 00008017 A3: 00007fff
A4: 7fffff02 A5: c03fffff A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!0 Z=0 V=0 C!0
Registers after:
SR:!0009/2009 PC: 004b000a ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!1 Z=0 V=0 C!1
3493 (0/2) S=1610
ASRW.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
ASRW.W (basic):
asrw.w/0000.dat (basic). 0...
004b0000 e0d8 asr.w (a0)+
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
S 00000000 00.00.00.00.00.0000.01.00.4f.d1.d0.1a.b2.25.74.00.37.8a.ae
A0: expected 00000002 but register was not modified
Registers before:
D0: 00000010 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0:!00000000 A1: 00000079 A2: 00008003 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X0 N=0 Z0 V=0 C0
Registers after:
SR:0015/2015 PC: 004b0004 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X1 N=0 Z1 V=0 C*1
39 (0/2) S=8
LSL.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
LSL.W (basic):
lsl.w/0000.dat (basic). 0...
004b0000 e368 lsl.w d1,d0
004b0002 4afc illegal
SR: expected 001f -> 0010 but got 0000
Registers before:
D0: 000000c4 D1: 00000000 D2: 7fff7f37 D3: 03ffeff4
D4: 81ffbc80 D5: 00030303 D6: 00080808 D7: 7aa5c4fe
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!001f PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!1 N1 Z1 V1 C1
Registers after:
SR:!0000/2000 PC: 004b0002 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!0 N0 Z0 V0 C0
OK: No exception generated
98 (1/2) S=48
CAS.W
Crash (to yellow screen)
ASLW.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low 00000000-00007fff High ffffffff-fffffffe
Test 00460000-004fffff Safe ffffffff-fffffffe
ASLW.W (basic)
aslw.w0000.dat (basic). 0...
004b0000 e1d1 asl.w (a1)
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
S 00000078 71.00.18.00.00.a6aa.c6.00.00.dc.d6.00.00.00.81.c1.2d.68.ec
SR expected 0000 - 0013 but got 0011
Registers before
D0 00000010 D1 00000000 D2 ffffffff D3 ffffff00
D4 ffff0000 D5 80008080 D6 00010101 D7 aaaaaaaa
A0 00000000 A1 00000078 A2 00007ff0 A3 00007fff
A4 fffffffe A5 ffffff00 A6 004aff00 A7 00460400
SR!0000 PC 004b0000 ISP 00460800 MSP 00460880
T1=0 T0=0 S=0 M=0 X0 N=0 Z=0 V!0 C0
Registers after
SR!00112011 PC 004b0004 ISP 00460800 MSP 00460880
T1=0 T0=0 S=0 M=0 X1 N=0 Z=0 V!0 C1
5 (02) S=2
LSR.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
LSR.W (basic):
lsr.w/0000.dat (basic). 0...
004b0000 e068 lsr.w d0,d0
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
SR: expected 0000 -> 0004 but got 0015
Registers before:
D0:00000022 D1: 00000000 D2: 79ff7f7f D3: 1fffffc1
D4: 9fffc084 D5: 00010101 D6: 00020202 D7: 0c8640a7
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!0 N=0 Z0 V=0 C!0
Registers after:
D0:00000000 D1: 00000000 D2: 79ff7f7f D3: 1fffffc1
SR:!0015/2015 PC: 004b0004 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!1 N=0 Z1 V=0 C!1
33 (0/2) S=16
ADDX.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
ADDX.W (basic):
addx.w/0000.dat (basic). 0...
addx.w/0001.dat (basic). 390...
004b0000 d742 addx.w d2,d3
004b0002 4afc illegal
S 004603fc 71.d2.fc.00.02.0024.13.78.00.00.2c.00.fa.00.00.a9.23.9f.73
D 0000007d a6.aa.c6.00.00.dcd6.00.00.00.81.c1.2d.68.ec.60.0b.00.00.92
SR: modified 001f -> 0000 but expected 0011
Registers before:
D0: 000001e4 D1: 00000000 D2: 7fff776f D3:087fffff
D4: 85551090 D5: 80129292 D6: 00040404 D7: 8d46ab88
A0: 00000000 A1: 00000080 A2: 00008003 A3: 0000ffff
A4: fffffffe A5: ffffff00 A6: 004afeff A7: 004603fe
SR:!001f PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!1 N1 Z1 V1 C!1
Registers after:
D0: 000001e4 D1: 00000000 D2: 7fff776f D3:087f776f
SR:!0000/2000 PC: 004b0002 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!0 N0 Z0 V0 C!0
OK: No exception generated
526 (1/2) S=196
LSR.B
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
LSR.B (basic):
lsr.b/0000.dat (basic). 0...
004b0000 e028 lsr.b d0,d0
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
SR: expected 0000 -> 0004 but got 0015
Registers before:
D0:00000022 D1: 00000000 D2: 7fff7eff D3: 3fffb7c0
D4: 9ffee080 D5: 00010101 D6: 00020202 D7: 97a8e6f4
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!0 N=0 Z0 V=0 C!0
Registers after:
D0:00000000 D1: 00000000 D2: 7fff7eff D3: 3fffb7c0
SR:!0015/2015 PC: 004b0004 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!1 N=0 Z1 V=0 C!1
33 (0/2) S=16
CHK2.L
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
CHK2.L (basic):
chk2.l/0000.dat (basic). 0...
004b0000 04d0 4800 chk2.l (a0),d4
004b0004 2048 movea.l a0,a0
004b0006 4afc illegal
S 00000000 00.00.00.00.00.00*00.01.00.4f.d1.d0.1a.b2.25.74.00.37.8a.ae
SR: expected 0000 -> 0009 but got 0000 (fff5)
Exception: expected 6 but got 4 (or no exception)
Registers before:
D0: 00000034 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00040404 D7: aaaaaaaa
A0: 00000000 A1: 00000079 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!0 Z=0 V=0 C!0
Registers after:
SR:!0000/2000 PC: 004b0006 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!0 Z=0 V=0 C!0
29 (0/2) S=14 E04=1 E06=12
CAS.B
Crash (to light green screen)
MOVE.L
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
MOVE.L (basic):
move.l/0000.dat (basic). 0...
004b0000 20c8 move.l a0,(a0)+
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
S 004a8904 0f.40.83.f6.00.fbb3.00.4a.00.00.a2.00.da.00.98.00.00.00.9c
D 00000000 00.00.00.00.00.0000.01.00.4f.d1.d0.1a.b2.25.74.00.37.8a.ae
SR: expected 0000 -> 0004 but got 0000
Registers before:
D0: 00001bfa D1: 00000000 D2: f7dfffff D3: fffdf08f
D4: d50044d5 D5: 800c8c8c D6: 04000404 D7: 211ff165
A0:*00000000 A1: 0000007c A2: 00008013 A3: 00007fff
A4: 7fffff42 A5: fffffc03 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z!0 V=0 C=0
Registers after:
A0:*00000004 A1: 0000007c A2: 00008013 A3: 00007fff
SR:!0000/2000 PC: 004b0004 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z!0 V=0 C=0
2975 (0/2) S=1388
Is it hypervisor friendly?
Just a comment about hypervisors: According to a blog post about running Xen on ARM, software needs to be modified slightly to run under Xen or KVM on ARM8 clients. If it could run independently of the other 5 cores of my PineBook Pro, it might reduce some of the driver support to a message pass to Arix or some similar ARM AROS derivative.
ILLEGAL
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
ILLEGAL (basic):
illegal/0000.dat (basic). 0...
004b0000 0008
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
Exception 4 stack frame mismatch:
Expected: 00.08.00.4b.00.00.00.10
Got : 00.08.00.4b.00.04.00.10
SR: modified 0000 -> 0008 but expected 0000
Registers before:
D0: 00000010 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!0 Z=0 V=0 C=0
Registers after:
SR:!0008/2008 PC: 004b0004 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N!1 Z=0 V=0 C=0
1 (0/2) S=0 E04=1
BTST.B
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
BTST.B (basic):
btst.b/0000.dat (basic). 0...
004b0000 083a 007e 99d4 btst #$7e,(lab_4a99d8,pc)
004b0006 2048 movea.l a0,a0
004b0008 4afc illegal
D 004a99d8 fe.00.11.e4.58.1c*3c.bf.2c.ed.16.ff.b8.a0.00.a7.16.c2.00.00
SR: expected 0000 -> 0004 but got 0000
Registers before:
D0: 00001888 D1: 00000000 D2: ff7fff7f D3: 0bfbfffc
D4: d5500087 D5: 80088888 D6: 80008080 D7: 9df4b6af
A0: 00000000 A1: 0000007f A2: 00007ffd A3: 00007fff
A4: 7fffff32 A5: fffc03ff A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z!0 V=0 C=0
Registers after:
SR:!0000/2000 PC: 004b0008 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z!0 V=0 C=0
5427 (0/2) S=2468
LSLW.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
LSLW.W (basic):
lslw.w/0000.dat (basic). 0...
004b0000 e3d8 lsl.w (a0)+
004b0002 2048 movea.l a0,a0
004b0004 4afc illegal
S 00000000 00.00.00.00.00.00*00.01.00.4f.d1.d0.1a.b2.25.74.00.37.8a.ae
A0: expected 00000002 but register was not modified
Registers before:
D0: 00000010 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0:!00000000 A1: 00000079 A2: 00008003 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR: 0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C=0
Registers after:
SR: 0000/2000 PC: 004b0004 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C=0
39 (0/2) S=8
CAS.L
Crash (to yellow screen)
CMP.W
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
CMP.W (basic):
cmp.w/0000.dat (basic). 0...
004b0000 0c40 0000 cmpi.w #0,d0
004b0004 2048 movea.l a0,a0
004b0006 4afc illegal
SR: modified 0000 -> 0001 but expected 0000
Registers before:
D0: 000000fa D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C!0
Registers after:
SR:!0001/2001 PC: 004b0006 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C!1
53 (0/2) S=26
MOVES.L
Crash (to yellow screen)
MOVEC2
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
MOVEC2 (basic):
movec2/0000.dat (basic). 0...
004b0000 4e7a 1000 movec sfc,d1
004b0004 203c 0000 0000 move.l #0,d0
004b000a 4e7b 0000 movec d0,sfc
004b000e 4e7a 2000 movec sfc,d2
004b0012 4e7b 1000 movec d1,sfc
004b0016 7200 moveq #0,d1
004b0018 2048 movea.l a0,a0
004b001a 4afc illegal
D2: expected 00000000 but register was not modified
Registers before:
D0:*00000010 D1: 00000000 D2:!ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:2000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=1 M=0 X=0 N=0 Z0 V=0 C=0
Registers after:
D0:*00000000 D1: 00000000 D2:!ffffffff D3: ffffff00
SR:2004/2004 PC: 004b001a ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=1 M=0 X=0 N=0 Z1 V=0 C=0
3 (0/2) S=1 E08=2
LINK.L
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
LINK.L (basic):
link.l/0000.dat (basic). 0...
004b0000 4808 0000 0000 link.l a0,#0
004b0006 2048 movea.l a0,a0
004b0008 4afc illegal
A7: expected 004603fc but got 484e03fc
Registers before:
D0: 00000010 D1: 00000000 D2: ffffffff D3: ffffff00
D4: ffff0000 D5: 80008080 D6: 00010101 D7: aaaaaaaa
A0:*00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7:!00460400
SR: 0000 PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C=0
Registers after:
A0:*004603fc A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7:!484e03fc
SR: 0000/2000 PC: 004b0008 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X=0 N=0 Z=0 V=0 C=0
1 (0/2) S=0
LSL.B
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
LSL.B (basic):
lsl.b/0000.dat (basic). 0...
004b0000 e328 lsl.b d1,d0
004b0002 4afc illegal
SR: expected 001f -> 0018 but got 0008
Registers before:
D0: 000000c4 D1: 00000000 D2: 7fed7f7f D3: 07fdfffc
D4: 91f7fc80 D5: 00030303 D6: 00080808 D7: 9ca2d0c2
A0: 00000000 A1: 00000078 A2: 00007ff0 A3: 00007fff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!001f PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!1 N=1 Z1 V1 C1
Registers after:
SR:!0008/2008 PC: 004b0002 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!0 N=1 Z0 V0 C0
OK: No exception generated
98 (1/2) S=48
ADDX.B
CPUlvl=2, Mask=ffffffff Code=004b0000 SP=00460400 ISP=00460880
Low: 00000000-00007fff High: ffffffff-fffffffe
Test: 00460000-004fffff Safe: ffffffff-fffffffe
ADDX.B (basic):
addx.b/0000.dat (basic). 0...
004b0000 d500 addx.b d0,d2
004b0002 4afc illegal
S 004603ff 00.02.00.24.13.7800.00.2c.00.fa.00.00.a9.23.9f.73.00.00.00
D 00000085 00.00.81.c1.2d.68ec.60.0b.00.00.92.00.00.00.4b.6e.b6.00.02
SR: modified 001f -> 0008 but expected 0019
Registers before:
D0: 000000b2 D1: 00000000 D2:fffff5ff D3: 2ffffff8
D4: 87fbe080 D5: 80028282 D6: 00040404 D7: 5ccf8d94
A0: 00000000 A1: 00000087 A2: 00008003 A3: 0000ffff
A4: fffffffe A5: ffffff00 A6: 004aff00 A7: 00460400
SR:!001f PC: 004b0000 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!1 N=1 Z1 V1 C!1
Registers after:
D0: 000000b2 D1: 00000000 D2:fffff5b2 D3: 2ffffff8
SR:!0008/2008 PC: 004b0002 ISP: 00460800 MSP: 00460880
T1=0 T0=0 S=0 M=0 X!0 N=1 Z0 V0 C!0
OK: No exception generated
104 (1/2) S=40
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.