lleon95 Goto Github PK

nitefury

Public repository for uEVB

node-gstreamer-superficial

Superficial gstreamer binding

nodejs-github-updater

This project combines the server side of your website and keeps your static site updated through web-hooks

nsc-image-converter

obd-pids-for-hkmc-evs

Setting up Torque Pro to show OBD data on Hyundai / Kia Electric Vehicles

ocl-playground

This repo just contains some burped OCL code

opencv

opencv_contrib

Repository for OpenCV's extra modules

p1.4_seed

Applied Mathematics - Numerical Analysis: An introduction to Scientific Computing

p1.9_collaborative_project

This repo contains the collaborative project of the MHPC course P1.9

p2.12_intel_optimisation_tools

This is the final assignment of the course of Advanced Intel Optimisation of the Master in High-Performance Computing

proy_1_grupo_7_ii_2016

Proyecto 1 del Laboratorio de Diseño de Sistemas Digitales

proy_2_grupo_7_ii_2016

Repositorio del proyecto 2 de Laboratorio de Diseño de Sistemas Digitales - TEC CR.

proyecto_1_labmicros_sem1_2017_grupo3

Proyecto de Laboratorio de Microprocesadores - Semestre 1 - Grupo de Trabajo 3 - 2017

proyecto_2_labmicros_sem1_2017_grupo3

Este es el directorio del proyecto 2 de Estructura de Microprocesadores: Una interfaz HID para personas con Parkinson

sim900

SIM900 module

sms_message_server

With this script in NodeJS, you are able to send messages with your computer and a modem SIM900

sse_mathfun_extension

SSE2 implementations of sin, cos, exp, log, tan, cot, atan, atan2

standard

🌟 JavaScript Style Guide, with linter & automatic code fixer

templated-bst

Templated C++ Binary Search Tree

trytravis

Send local git changes to Travis CI without commits or pushes.

ws2812-spi

python routines to program the WS2812 RGB LED chips on the raspberry, using the hardware SPI MOSI.

xfopencv

xilinx_axidma

A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License.