Comments (5)
Hi @r4d10n,
as described in #40, there are still some timing optimization to do. But on next monday i could provide you a bitstream that is working on my hardware to see if you are able to reproduce the results with it.
from litex-boards.
@r4d10n: Please find attached a bitstream i just generated and tested on my ColorLight 5A-75B V7.0. Can you verify it also work on your hardware? To test it, connect the Ethernet PHY0 (the one near the power connector) to your network and try to ping 192.168.1.50
.
Note that there are large timings violations that need to be fixed as described in my previous answer, but i haven't seen issues while doing the hardware tests. If it's not working, try to be sure to be connected to a 1Gbps port of a switch/host.
colorlight_5a_75b_v7.0_2020_02_24_etherbone_phy0.zip
from litex-boards.
Thanks @r4d10n for the feedback. The issue you see are expected since the script was only reading data from the UART. If you want to be able to interact with the BIOS, you can use wishbone-tool. I just added instructions to use it: 4a84e9b.
For work to support 32-bit datawidth is related to the work in progress to support 10Gbps: enjoy-digital/liteeth#21 I'm planing to spend some time soon on that so that we can finish and merge the work, that's maybe a bit complicated to start with. If you're familar with FPGA development and would like to work on that i could try to give you directions.
Otherwise, for Linux, the minimum we are currently supporting is 32MB and the Colorlight board has only 4MB. So that would be fine to run smaller OSes (like Zephyr), but Linux would need footprint optimization and i'm not sure would be really useful since the FPGA is not very big.
from litex-boards.
Hello Florent..
Many thanks for the bitstream and the pointers... Seems like the Ethernet in my laptop had driver issues and was not negotiating at 1Gbps. Tried it on my desktop and managed to get the Litex Bios prompt!
Having said that, I'm not able to interact with the terminal -it just hangs. Also it is non-responsive when I break and restart the RemoteClient code. I have to flash the svf again, restart lxserver and RemoteClient once again to get the prompt - still non-interactive.
I also noticed the timing errors during the nextpnr-ecp5 task:
Warning: Max frequency for clock '$glbnet$main_crg_clkout': 40.69 MHz (FAIL at 125.00 MHz)
Warning: Max frequency for clock '$glbnet$eth_clocks0_rx$TRELLIS_IO_IN': 96.79 MHz (FAIL at 125.00 MHz)
I understand something needs to be done with datawidth extensions. Are there any tasks at hand with regard to that, probably which you can guide through ?
Finally, I would like to know your feedback on running Linux (even if not full-fledged, some microvariant) on the board. I read around about the limitations with regarding to SDRAM, but nothing concrete. Is it worth opening a separate issue here or on the linux-on-litex repos ?
Cheers
from litex-boards.
Once again thanks for the quick response! My bad, I'd noticed in the passing that RemoteClient was doing read-only ;( and now it's all looking good !!
I'll keep playing with this for a while to familiarize with the LiteX SoC modules and see where it can be taken forward...
Planning to do the mods for making IO bidirectional... Bidirectional IO Hack ... Probably then we can mod LiteScope for doing some fast logic analysis over GigE :)
Cheers
from litex-boards.
Related Issues (20)
- digilent_arty fails to build using f4pga due to dependency on unsupported features (DNA_PORT, XADC) HOT 4
- Sipeed Tang Nano 9k no Boot Message from SoC-Core HOT 4
- VCU128 DDR4 memory calibration failure HOT 13
- Error Related to csr.json File During Generation of Litex.resc and Litex.repl Files HOT 1
- qmtech_wukong: how do I add SPI? HOT 1
- arty 35t: SPI SDCard without PMOD HOT 1
- Sipeed Tang Nano 1k support HOT 2
- Nitefury board PCIe clock setting HOT 2
- ModuleNotFoundError: No module named 'litex' HOT 1
- efinix_titanium_ti60_f225_dev_kit: ethernet non functional
- Bitstream loading on ECPIX-5 board needs --cable ft4232 HOT 2
- Unable to replicate Analogue Pocket HOT 6
- Issues with cpu type rocket for terasic de2 115 HOT 1
- Mini901 Initial investigations - anyone interested ? HOT 1
- Sipeed Tang Mega 138k : SDRAM test failed. HOT 4
- How to make : Running Dual-Core RISC-V Linux on Cheap FPGA Board HOT 2
- limesdr_mini_v2 loading firmware: [LITEX-TERM] Got unexpected response from device 'b'\n'' HOT 7
- Sipeed Tang primer 20k : usb host test failed. HOT 5
- Sipeed Tang Primer 25k no serial out after successful flash HOT 4
- 5a-75b revision 8.2 HOT 2
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from litex-boards.