about add QMTech Wukong Board about litex-boards HOT 15 CLOSED

I will send a PR fixing this while adding v2. That said, for -2 vs -1, well if you have a -2 you are lucky it's faster :-) QMtech told me that they are supposed to be all -1's (at least the v2 versions). I'm going to add a parameter to choose the speed grade

from litex-boards.

Hi @SanadaShinken,

thanks for sharing the files. I'll have a look in the next days.

from litex-boards.

Hi @enjoy-digital :

Thank you very much. BTW, I also create a board which come from alinx.
I will share to you.

BR, Sanada

Hi @SanadaShinken,

thanks for sharing the files. I'll have a look in the next days.

from litex-boards.

Hi @enjoy-digital :

the below file is what I done until now. it could boot the fpga board, and run into bios.
the qmtech_wukong.platform.txt is been put into platforms, and the qmtech_wukong.target.txt is been put into targets. the output terminal log is wukong.txt.
if you open the log file, you can see there is a problem about ddr3 memory initialization.
it is failed.

Could you show me some hint to make the ddr3 memory initialization succeed?

If ddr3 memory initialization succeed, the next step is put linux image into flash, and
run into linux world.

qmtech_wukong.platform.txt
qmtech_wukong.target.txt
wukong.txt

BR, Sanada

from litex-boards.

@SanadaShinken If you don't mind, I'm closing this one since a duplicate of #133, let's continue the discussion there.

from litex-boards.

There seem to be something wrong here:

    ("cpu_reset",  0, Pins("J8"),  IOStandard("LVCMOS33")),

J8 is the CMD pin of the SD-CARD... unless there are different versions of this board that is.

The examples for this board tend to use H7 (KEY1) as the reset button...

from litex-boards.

Even more confusing, you have clk50 on M22, but on the docs I have it's M21

from litex-boards.

Another one: you have the DRAM cs_n on E22 but the schematics I have show E22 it as unconnected and DDR_CS pulled down

from litex-boards.

And another one... it uses GMIIMII for liteeth but the clock frequency default to 100Mhz which appears insufficient (it asserts if I try to use gen.py to generate a standalone core for this board)

from litex-boards.

Hi, @ozbenh :

the following is the schematic which I use to make the targer / platform.
https://github.com/ChinaQMTECH/QM_XC7A100T_WUKONG_BOARD

BTW, could you tell me the fpga chip type? currently the fpga chip is XC7A100T.
As I know, qmtech seems make a newer one, which uses XC7A200T.

BR, Sanada

from litex-boards.

Hi ! I talked to QMTech yesterday (they were very responsive via AliExpress "contact vendor" button :-)

So there's a V1 and a V2 of the board. V2 exists both in A100T and A200T model and has some fixed up pinout (though they don't currently sell the A200T one as the FPGA itself is currently too expensive).

The docs for V2 are at https://github.com/ChinaQMTECH/XC7A100T-200T_Wukong_Board.git

That said, I'm happy to provide patches (currently porting Microwatt standalone but I'll fix LiteX later). The main question is do we prefer having a separate qmterch_wukong_v2.py target (and platform) or should I just add some kind of --version argument to the existing one ?

from litex-boards.

Are you confident your FPGA is a speed grade -2 ? According to QMTech they are -1 but the LiteX code hard codes -2

from litex-boards.

Also can you double check this ?

     ("jp3", " AF7  AE7  AD8  AC8  AF9  AE9 AD12 AC10",                                                                                         
            "AA11 AB11 AF11 AE11 AD14 AC14 AF13 AE13",                                                                                         
            "AD12 AC12"),                                                                                                                      

I think on the first line it should be AD10 AC10 and not AD12 AC10

from litex-boards.

Hi, @ozbenh :

Thank you for the board version information. for board version's issue, I think you could ask the project owner and get the suggestion. I don't have any idea about how to do is the better way.

for FPGA speed grade, setting -2 is running very well. Maybe I could do some test with setting to -1.

for jp3, what you said is right.

Would you like to send a PR for the update?

Many Thanks.

BR, Sanada

from litex-boards.

#273

from litex-boards.