kinzaqamar Goto Github PK

2d-shapes-recognition

This repository contains the matlab code related to 2D image recognition

aia

ava-core

A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)

azadi

Azadi is an SoC with 32 bit RISC-V CPU core.

azadi-verify

This repository contains tests (in C and assembly both), benchmarks and the test-benches for the verification of Azadi SoC.

azadi_apr

This repo hold all of the source files and apr file for Azadi SoC.

basejump_stl

BaseJump STL: A Standard Template Library for SystemVerilog

black-parrot

A Linux-capable RISC-V multicore for and by the world

black-parrot-sdk

black-parrot-sim

c-practice

common_peripheral_vips

cores-swerv

SweRV EH1 core

cores-swerv-el2

SweRV EL2 Core

cpp_practice

cs-video-courses

List of Computer Science courses with video lectures.

cv-hpdcache

RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores

cva6

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

cvw

CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.

git-practice

ibex

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

learn

Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.

murtajiz_core_sv

openpiton

The OpenPiton Platform

opentitan

OpenTitan: Open source silicon root of trust

pequeno_riscv

Pequeno aka pqr5 is a pipelined in-order RISC-V CPU Core compliant with RV32I

pipelinec

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

pulpissimo

This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.

pwm-verification-ip

This repository contains the verification IP of PWM peripheral

python-practice