jie-debug / verilog-five-stage-32-bit-mips-processor Goto Github PK
View Code? Open in Web Editor NEWThis project forked from ameyjain/verilog-five-stage-32-bit-mips-processor
Design & Implementation of a balanced five stage pipelined MIPS Processor ensuring improved performance using pipelining & hazard control methods Tools and Languages: Synopsys Verilog Compiler Simulator (VCS), Synopsys Design Vision, Verilog