hao310rui140326 Goto Github PK

fec

FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)

fec-archive-verilog

Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward Error Correction coders and decoders Hamming code, Golay code (24), 4-dimension 8-ary phase shift keying trellis coded modulation (TCM_4D_8PSK), BCH, CCSDS and recursive systematic convolutional (RSC) Turbo codes

fgpu

FGPU is a soft GPU architecture general purpose computing

flash-linux0.11-talk

你管这破玩意叫操作系统源码 — 像小说一样品读 Linux 0.11 核心代码

float-matmul

Floating-point matrix multiplication implementation (arbitrary precision)

fpga

帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目

fpga-bpf

A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark

fpga-drive-aximm-pcie

Example designs for FPGA Drive FMC

fpga-network-stack

Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)

gemm_hls

Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.

gemmini

Berkeley's Spatial Array Generator

gnuradio-fm-c4fm

gnuradio-FM/C4FM

gplgpu

GPL v3 2D/3D graphics engine in verilog

hls4ml

Machine learning on FPGAs using HLS

huffman-compress

哈夫曼压缩与解压缩

i2c_vip

Verification IP for I2C protocol

isp_uvm

A Framework for Design and Verification of Image Processing Applications using UVM

learning-nvdla-notes

NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and try. Hope THIS PAGE may Helps you a bit. Contact Me:[email protected]

leflow

Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks

linux-0.11

The old Linux kernel source ver 0.11 which has been tested under modern Linux, Mac OSX and Windows.

litepcie

Small footprint and configurable PCIe core

litex

Build your hardware, easily!

lmac_core3

Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps

lowrisc-chip

The root repo for lowRISC project and FPGA demos.

mmu

MMU simulata in Verilog

msk

my_excel

my_fcov

my_pe

my_pytorch

pytorch example and LRP example