fathi79 / serial-peripheral-interface Goto Github PK
View Code? Open in Web Editor NEWThis project forked from adhamaliabdelaal/serial-peripheral-interface
๐ก In this project, we only focus on the Multi-Slave Regular Mode. We design and implement the following components of the SPI modules using Verilog such that they match the requirements of the development testbench and match the SPI specifications (Master - Slave - Self-Checking Testbenches for the Master and Slave)
License: MIT License