charkster / adc_block_ram_spi_top Goto Github PK
View Code? Open in Web Editor NEWXilinx Artix-7 FPGA design using block ram, XADC and a SPI slave (SCARF). The block ram is dual port and can be written by either SPI or XADC samples, and only read by SPI.
License: MIT License