britovski Goto Github PK

riscv_myth_workshop_dec20-razvanionescu-77

riscv_myth_workshop_dec20-razvanionescu-77 created by GitHub Classroom

riscv_workshop_collaterals

This repository is created for conducting RISC-V 5-day workshops

riskow

Learning how to make a RISC-V

rudder

Learn, share and collaborate on ASIC design using open tools and technologies

sbesc2020

Google Colab no Ensino de Sistemas Embarcados

sky130-experiments

Experiments with the Sky130 PDK

sky130_for_klayout

KLayout technology files for Skywater SKY130

sky130_klayout_pdk

Skywater 130nm Klayout Device Generators PDK

sky130_setup

Ubuntu scripts that are used for setting up your machine for Sky130 designs.

sky130_skel

Scripts for setting up EDA open source tools, open source PDKs and different design workareas

skywater-openlane-physical-design

This is the documentation of the 5-day journey in the "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design (VSD)

spice_model_red

SPICE model file reducer

surf

A huge VHDL library for FPGA development

tangnano-yosys-hello

Sipeed Tang Nano Fully Opensource Toolchain Ledblink

tasm_hello

Quick start with TASM

teste

Teste para disciplina de Microprocessadores

teste-1

teste para a disciplina de Microprocessadores

teste2

tt03-verilog-wave

Wave gen test

ventiufersa

Plataforma didática para demonstração dos princípios de um ventilador pulmonar microcontrolado.

vsdbasicpd

Physical IC Design Workshop repo

vsddevboard_v0

vsdlowpowerdesign

vsdmixedsignalflow

This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discusses the steps to modify the current IP layouts inorder to ensure its acceptance by the EDA tools.

vsdopenlane

Workshop on Advanced Physical Design using OpenLANE flow and Skywater 130 nm open source PDK repo

vsdpll

vsdpllsoc

vsdsram_sky130

Design of 4KB(1024*32) SRAM 1.8V with operating voltage 1.8v and access time < 2.5ns

vsdsram_sky130-1

vsdsram_sky130_1.8v

Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node