zjed Goto Github PK

ahb2apb-bridge-controller

Designed AHB to APB Bridge Controller using Verilog and simulated it on ModelSIM

ahb3lite_apb_bridge

Parameterised Asynchronous AHB3-Lite to APB4 Bridge.

ahb3lite_interconnect

AHB3-Lite Interconnect

ahb_flash

asynchronous-fifo

Asynchronous fifo in verilog

asynchronous_fifo

Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.

axi4-interface

AXI4 and AXI4-Lite interface definitions

booth_multiplier_radix_4

Verilog program

booth_wallace_multiplier

Booth encoded Wallace tree multiplier

dadda-multiplier-using-csa

Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.

dma_ahb

AHB DMA 32 / 64 bits

ecc_hardware

Hardware implementation of Error-Correction Code in Verilog

esp8266-spi-w25q32

模拟spi驱动w25q32 flash存储器

fifo_-asynchronous

异步FIFO的内部实现

ghz_distillation_qec

ic_system_design

Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It also includes various common circuits, such as FIFO, RAM, state machine, and so on. All designs have been validated by Testbench and FPGA functions.

jtag-base

Control and Status Register (CSR) subsystem accessible through JTAG

jtag_verliog_rtl

jtag tap_controller_fsm Verilog code

jtaglet

Easy-to-use JTAG TAP and Debug Controller core written in Verilog

mbist

MEMORY BUILT-IN SELF TESTING CODE IN VERILOG

mbist-verilog

A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated

microuart

apb-uart

multiplier16x16

Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder

nandflashcontroller

AXI Interface Nand Flash Controller (Sync mode)

open-logic-analyzer

An FPGA-tested, Verilog 16-bit logic analyzer

rtl_nand_flash_controller

sdaccel_examples

SDAccel Examples

spi-amba-simulation

ITMO SystemC & Verilog assignments - AMBA AHB and SPI

spi-master

SPI Master for FPGA - VHDL and Verilog

spi-slave

SPI Slave for FPGA in Verilog and VHDL