zeeshanrafique23 Goto Github PK

aws-fpga

Official repository of the AWS EC2 FPGA Hardware and Software Development Kit

axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

azadi

Deprecated: Azadi is an SoC with 32 bit RISC-V CPU core.

azadi-soc

Azadi after tapeout

buraq-mini

RISC-V 5-stage 32-bit (RV32IM) processor.

buraq-mini-sv

This repository is the contain systemverilog version of Buraq-mini with a seperate branch for veriloator team.

certificates

All those certificates which I had achieved till now.

cocotb

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

corescore

CoreScore

fpnew

Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

ibex

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

mdu

M-extension for RISC-V cores.

open_mpw_precheck

opentitan

OpenTitan: Open source silicon root of trust

rv-compressed

Compressed instruction decoder (C-extension) for RISC-V Cores.

rv32i-chisel

This repo contains the files of the RV32I Single-cycle processor in CHISEL.

rv32i-logisim

RV32I single cycle simulation on open-source software Logisim.

serv

SERV - The SErial RISC-V CPU

tcl

This repo contains the basic programs and practice code for tcl beginners.

tenna

TENNA: Tiny Embedded Neural Network Accelerator

zeeshanrafique23

My GitHub Profile README. Don't just fork, star it, so others can find it too! 👀

zeeshanrafique23.github.io

My portfolio.