lcf2016 Goto Github PK

bnn-fpga

Binarized Convolutional Neural Networks on Software-Programmable FPGAs

cocotb

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

convolution_network_on_fpga

CNN acceleration on virtex-7 FPGA with verilog HDL

corundum

Open source FPGA-based NIC and platform for in-network compute

face-detection-on-fpga

This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.

fpga-zynq

Support for Rocket Chip on Zynq FPGAs

hdl

HDL libraries and projects

hw

RTL, Cmodel, and testbench for NVDLA

idma

A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)

low-cost-and-programmable-crc

Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"

mask_rcnn

Mask R-CNN for object detection and instance segmentation on Keras and TensorFlow

noc-verilog

A verilog implementation for Network-on-Chip

parallella-riscv

RISC-V port to Parallella Board

picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

pipecnn

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

pronoc

Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).

verilog-axi

Verilog AXI components for FPGA implementation

verilog-axis

Verilog AXI stream components for FPGA implementation

verilog-ethernet

Verilog Ethernet components for FPGA implementation

verilog-i2c

Verilog I2C interface for FPGA implementation

verilog-pcie

Verilog PCI express components

vitis_libraries

Vitis Libraries

vitis_roce

100 Gbps TCP/IP stack for Vitis shells

vivado-design-tutorials

xilinx_library

Vivado诸多IP，包括图像处理等

zed_face

zedboard上基于FPGA+ARM的人脸识别智能监控系统。关键词：linux，zedboard，arm，fpga，人脸检测，人脸识别。

zycap

Zynq PR Management

zynqnet

Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"