jseguisa Goto Github PK

atcommandtester

Ported and cleaned up version of the ATCommandTester from m2msupport.net

bitnami-docker-testlink

Bitnami Docker Image for TestLink

cycle-accurate-systemc-simulator-over-ramulator

An example of using Ramulator as memory model in a cycle-accurate SystemC Design

enigma

fox

Random Linear Network Coding app to use with batman-adv

hdlobf

HDLObf is intended to be a HDL Obfuscator and identifier name change utility. Primarily designed for Verilog/SystemVerilog support will be added for VHDL/SystemC in future.

http-proxy

logic

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

opencircuits

A free, open source, online digital circuit/logic designer.

pciemu

PCIe Device Emulation in QEMU

pcimem

Simple program to read & write to a pci device from userspace

ramulator

A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the IEEE CAL 2015 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_simulator-ieee-cal15.pdf

risc-v-tlm

RISC-V SystemC-TLM simulator

sap-1-computer

Design and Implementation of a Simple-As-Possible 1 (SAP-1) Computer using an FPGA and VHDL.

sap1computer

sparsenc

A library for encoding and decoding sparse network codes

ssh-tunnel-manager

:unlock: A PyQt GUI for managing SSH tunnels

systemc-training

SystemC training aimed at TLM.

vpcie

implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture