innothoughts Goto Github PK

algorithms

arduino

open-source electronics prototyping platform

awesome-image-sites

awesome images for commercial and noncommercial purposes

awesome-machine-learning

A curated list of awesome Machine Learning frameworks, libraries and software.

cpus

CPUs

data-analysis

Data Analysis Using Python

f32c

A 32-bit RISC-V / MIPS ISA retargetable CPU core

fpga-cnn

This repo is for ECE44x (Fall2015-Spring2016)

fpga-cnn-1

FPGA implementation of Cellular Neural Network (CNN)

fpga_based_cnn

FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.

fpga_caffe

freertos

FreeRTOS for RISC-V

freertos-riscv

A port of FreeRTOS for the RISC-V ISA

guinness

GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA

hardware-cnn

A convolutional neural network implemented in hardware (verilog)

ios_ml

List of Machine Learning, AI, NLP solutions for iOS. The most recent version of this article can be found on my blog.

kamikaze

Light-weight RISC-V RV32IMC microcontroller core.

linear-regression

Linear Regression IP-Core in VHDL.

m2s150-advanced-dev-kit

SmartFusion2 M2S150 Advanced Development Kit sample RISC-V Libero project(s)

machine-learning-for-software-engineers

A complete daily plan for studying to become a machine learning engineer.

meta-riscv

OpenEmbedded/Yocto layer for RISC-V Architecture

mi-v-ecosystem

Mi-V-Ecosystem

ml-from-scratch

Machine Learning From Scratch. Bare bones Python implementations of Machine Learning models and algorithms with a focus on transparency and accessibility. Aims to cover everything from Data Mining to Deep Learning.

mriscv

A 32-bit Microcontroller featuring a RISC-V core

neural-networks-on-silicon

This is a collection of works on neural networks and neural accelerators.

objective-c-rsa

Doing RSA encryption and decryption with Objective-C on iOS

pipecnn

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

python-rsa

Python-RSA is a pure-Python RSA implementation.

rfnoc-hls-neuralnet

ridecore

RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.