hanm2019 Goto Github PK

bucket-based_farthest-point-sampling_cpu

the CPU implementation of bucket based farthest point sampling, achieves 7-81x speedup than the conventional implementation

bucket-based_farthest-point-sampling_gpu

the GPU implementation of bucket based farthest point sampling, achieves 3-4x speedup than the conventional implementation

chisel-template-mock

darknet_ros

YOLO ROS: Real-Time Object Detection for ROS

dramsim3

DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator

esp

Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy

gem5-accel

gitstats_python3

gitstats tool for python3

hanm2019

ikpy

An Inverse Kinematics library aiming performance and modularity

mcpat

An integrated power, area, and timing modeling framework for multicore and manycore architectures

mobile-security-framework-mobsf

Mobile Security Framework (MobSF) is an automated, all-in-one mobile application (Android/iOS/Windows) pen-testing, malware analysis and security assessment framework capable of performing static and dynamic analysis.

openroad

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

openroad-flow-scripts

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

openrpdk28

Open source process design kit for 28nm open process

plic

pointnet2.pytorch

A faster implementation of PointNet++ based on PyTorch.

python.paper.figures

Generate publication-quality figures using python

randla-net

🔥RandLA-Net in Tensorflow (CVPR 2020, Oral & IEEE TPAMI 2021)

robotics-toolbox-python

Robotics Toolbox for Python

rvv-intrinsic-doc

sample_case

spinaldoc-rtd

The sources of the online SpinalHDL doc

spinalhdl

Scala based HDL

spinalhdl_docker

tinyfps

use FPGA to accelerate the Farthest Point Sampling operation

vectorscan

A portable fork of the high-performance regular expression matching library

vexriscv

A FPGA friendly 32 bit RISC-V CPU implementation