filssavi Goto Github PK

arduino

open-source electronics prototyping platform

async_fifo

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

femtocore_distribution

hdlconvertor

Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTL4

oh

Verilog library for ASIC and FPGA designers

qeda

The tool for easy creating electronic component libraries

salib

Sensitivity Analysis Library in Python (Numpy). Contains Sobol, Morris, Fractional Factorial and FAST methods.

sock.sv

A simple TCP socket library for system verilog. Using the system verilog DPI, allows the user to read / write lines from a TCP socket connection.

verilog-i2c

Verilog I2C

verilog-lfsr

Fully parametrizable combinatorial parallel LFSR/CRC module

yosys

Yosys Open SYnthesis Suite