- π Hi, This is Hrishikesh
- π VLSI Enthusiast
- π± Working on RTL design for FPGAs
- ποΈ Iβm looking to collaborate projects invloving RTL design using verilog
embedded-explorer Goto Github PK
Type: User
Bio: FPGA | Digital Design | Verilog | VHDL
Location: Bangalore