The goal of this project is to provide a PCIe interface in Amaranth HDL.

There already exists a PCIe physical layer by whitequark called Yumewatari and a TLP and DMA layer by enjoy-digital called litepcie written in omigen.

• Read through Yumewatari and litepcie code
• Read more of the PCIe spec and summarize relevant parts
• Get an ECP5 device capable of PCIe
  • Currently an adapter for the ECP5 EVN to PCIe is being built

Execute python setup.py develop in the Gateware folder

• Execute python test_pcie_virtual.py in the Tests folder to run the simulation
• Execute gtkwave test.gtkw to view the results

See the Setup page in the Wiki

• Enable PCIe on the connected device (for example on the ROCKPro64 execute pci init in u-boot)
• Execute python test_pcie_phy.py run in the Tests folder to upload the gateware to the ECP5
• Execute python test_pcie_phy.py grab to get DLLPs received in the L0 state (and the time since it has been in the L0 state). Sometimes the last few results are invalid and the program doesn't halt, end it by pressing Ctrl + C. It should show something like this:

Data is composed of the first symbol received in one clock cycle, its representation in hexadecimal, the same for the second symbol. The time is in clock cycles since entering L0, which are 8 ns each.