ckj119940887 Goto Github PK

ann_gem5

arm-single-cycle-processor

ARM architecture single-cycle processor designed according to book "Digital design and computer architecture: ARM edition" as a practice in digital design.

arm9-compatible-soft-cpu-core

This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file. This IP core is very compact. It is one .v file and has only less 1800 lines.

black-parrot

A Linux-capable RISC-V multicore for and by the world

boom-attacks

Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)

bpf_study

bpf 学习仓库

cep

Common Evaluation Platform

cep-1

The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely available components.

chisel3-axi

Chisel3 AXI4-{Lite, Full, Stream} Definitions

chiseltest

The official testing library for Chisel circuits.

cpp_study

cpu-on-vivado-hls

A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS

cpu_mips_design

cva6

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

documentation_spike

Documentation for RISC-V Spike

e200_opensource

The Ultra-Low Power RISC Core

embeddedsw

Xilinx Embedded Software (embeddedsw) Development

fly_us

美国大学备考资料 How to apply US colleges

gem5-bootcamp

gemmini-rocc-tests

Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator

hackdac-2018-soc

Buggy SoC used for the second phase of the Hack@DAC 2018 hardware security competition.

high-level-synthesis-study-notes

Vivado HLS study notes, courses, documents.

hls_projects

Vivado HLS Projects (Mainly ones on SystemC)

i2c

SystemC Design of a Master/Slave I2C Bus

intflow

IntFlow is an LLVM-based arithmetic error detection tool that combines static information flow tracking and dynamic program analysis

ipapprox

Set of IP management tools used within the context of the PULP project

iverilog

Icarus Verilog

kernelinkernel

一个小巧的linux内核, 学习linux-kernel和进程调度的好帮手

learning_gem5

Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.

linux-kernel-module-cheat

The perfect setup to study and modify the Linux kernel, kernel modules, QEMU and gem5. Highly automated and documented. GDB and KGDB just work. Powered by Buildroot and Docker. "Tested" in Ubuntu 18.04 host, x86 and ARM guests with kernel v4.18.