cjh8668 Goto Github PK

32-verilog-mini-projects

Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 754 Addition Subtraction, Floating Point IEEE 754 Division, Floating Point IEEE 754 Multiplication, Fraction Multiplier, High Radix Multiplier, I2C and SPI Protocols, LFSR and CFSR, Logarithm Implementation, Mealy and Moore State Machine Implementation of Sequence Detector, Modified Booth Algorithm, Pipelined Multiplier, Restoring and Non Restoring Division, Sequential Multiplier, Shift and Add Binary Multiplier, Traffic Light Controller, Universal_Shift_Register, BCD Adder, Dual Address RAM and Dual Address ROM

accelerator

The design of an accelerator for DRAM based on E203.

async_fifo

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

fixed-floating-point-adder-multiplier

16-bit Adder Multiplier hardware on Digilent Basys 3

hbird-e-sdk

Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/

hbird-sdk

OpenSource HummingBird RISC-V Software Development Kit

nanodap-wireless

nanoDAP-wireless无线仿真器用户手册

picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

prim-benchmarks

PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is developed to evaluate, analyze, and characterize the first publicly-available real-world PIM architecture, the UPMEM PIM architecture. Described by Gómez-Luna et al. (preliminary version at https://arxiv.org/abs/2105.03814).

researchnote

通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using github issue and markdown! (inculding Machine Learning algs and system, LLVM, Linux kernel, java, python, c++, golang)

risc_cpu

riscv-gnu-toolchain

GNU toolchain for RISC-V, including GCC

verilog-axi

Verilog AXI components for FPGA implementation